This work proposes an orthogonal frequency division multiplexing (OFDM) based baseband transceiver design for wireless body area network (WBAN) application. Based on the analysis of the WBAN operation behavior, high transmission data rate and low power implementation techniques are proposed to reduce the transmission energy. An electrocardiography (ECG) transmission platform is also established with proposed design for system evaluation. This chip is implemented in a 90nm CMOS technology with the core size of 2.85 mm 2 , and this baseband transceiver dissipates 357.14 uW with supply voltage 0.5 V. The proposed chip provides maximum 9.7 Mbps data rate, resulting in active duty cycle of 0.1763% and the transmission energy of 0.37 nJ / bit.
I. INTRODUCTION
Wireless body area network (WBAN) is an emerging technology which is specifically designed for the applications of body signal gathering and monitoring to provide reliable physical information. A typical WBAN consists of multiple of wireless sensor nodes (WSNs) and central processing node (CPN). The CPN is integrated in a portable device, and the WSNs are placed on the human body as tiny patches. These WSNs are capable of sensing, processing, and storing the body signals. Then the information can be transmitted wirelessly to CPN for further processing or other applications.
In order to achieve long duration monitoring for biotelemetry applications, the WBAN system is required to provide a reliable signal transmission with ultra-low power consumption. Those welldefined WBAN systems, such as Bluetooth [1] and ZigBee [2] , are designed for widespread applications. However, these candidate systems have difficulties to meet consumer electronic devices and healthcare systems at the same time due to the power cost. Accordingly, some WBAN systems are proposed in these years [3] [4] [5] , which present simple FSK/OOK modulation schemes to achieve lower transmission power. However, the data rate of these implementations is limited, resulting in long active duration and low transmission energy. Accordingly, this work proposes an energyefficient wireless body on chip (WiBoC) system for long-duration health monitoring. The system is designed to operate at the wireless medical telemetry service (WMTS) band to avoid interference. Based on the analysis of WBAN system behavior, low power strategies are discussed. The proposed WBAN solution provides high data rate to reduce the active duration. Both the active and sleep system power are reduced by improving the system performance and applying the low power techniques including voltage scaling and power gating schemes. Therefore, an energy efficient WBAN solution can be achieved. To verify the system behavior and implemented algorithms, a continuous ECG monitoring application prototype with the proposed baseband design is also constructed. After the behavior verification, a low power baseband ASIC design is implemented for energy-efficient WBAN applications. Fig. 1 (a) shows the proposed WBAN system block diagram, including a WSN and a CPN that are attached on human body skin and integrated in a portable device respectively. In the WSN, the body signals from the sensors are sampled and accumulated in the storage. When the storage is near full, the transmission link will be turned on to transmit body information to CPN wirelessly. Fig. 1  (b) shows the overall system behavior time line. Since the information rate of body signals is often lower than the transmission rate, the body signals are transmitted in a burst mode. To achieve an energy-efficient WBAN system for longer operation time, the energy reduction strategies can be concluded based on the system behavior: (a) Increasing the data rate to reduce active duration, (b) To reduce the system power in active mode. (c) To reduce the system power in sleep mode. Accordingly, the proposed WiBoC system provides a long-duration body signal monitoring by reducing the transmission energy, especially in WSN.
II. WBAN SYETEM OVERVIEW

A. Operation Behavior
The proposed WiBoC system adopts orthogonal frequency division multiplexing (OFDM) modulation to achieve both reliable transmission and Mbps-level data transmission within a narrow bandwidth. Because of the improved transmission data rate, the active duration can be reduced. To reduce the active system power, the low power techniques of the proposed baseband chip are introduced in Section IV. Besides, this work also considers reducing the transmission power level by integrating a channel coding in the baseband, then the power of front-end circuits can be reduced. Since the system is usually in sleep mode, this work applies power gating technique in the chip implementation to reduce the power waste due to leakage. Therefore, the overall WSN transmission energy can be minimized by applying the proposed WiBoC system.
B. Specification
The modulation parameters of the proposed WiBoC system are shown in Table 1 . In this work, we adopted the WMTS band (1395~1400MHz) as the operation frequency to avoid the interference from existing commercial products. The proposed system can provide maximum data rate 9.7 Mbps with a narrow bandwidth 5 MHz, resulting in much shorter active duration and better spectrum efficiency. Fig. 2 (a) depicts the proposed function blocks in the proposed baseband. The transmitter includes the QPSK mapper and IFFT block. To reduced the front-end cost, this work proposes to integrate a (2,1,6) convolution code (CC) to reduce the required signal-to-noise ratio (SNR) within the specified system performance. Assuming the receiver design and transmission distance (3 meters is defined in this work) is the same, lower required SNR means that we can reduce the transmission power level within the same transmission performance, implying the power reduction of the power amplifier which is the most power hungry component in WSN.
The transmission frame format is designed as Fig. 2 (b) . Considering the WBAN channel model defined in [6] , the cyclic prefix (CP) of two symbols is added to avoid the multipath effect. The short preambles are used for frame synchronization and boundary detection. The long preambles are used for channel estimation. Then the signal field indicates the frame size with followed payload data. In the receiver blocks, the packet detection block detects the peak of auto-correlation value between the incoming and previous data. The pre-FFT synchronizer calculates the carrier frequency offset (CFO) value and compensated by the phase rotator. Then the signal is through the FFT block. With the adaptive post-FFT synchronization scheme [7] , the residual CFO and sampling clock offset (SCO) value is calculated and then compensated by the phase recovery block. Since the multipath effect is not serious in WBAN system due to short transmission distance, the simple zero forcing equalization is adopted in this work to reduce the design complexity. Finally the data sequence can be decoded by the QPSK demapping and a simple Viterbi decoder.
III. SYSTEM PROTOTYPE CONSTRUCTION
To verify the proposed transmission link behavior, a real-time ECG monitoring system with the proposed baseband design is constructed. The block diagram and corresponding implementations are shown in Fig. 3 (a) and (b) respectively. This prototype platform integrates an ECG sensor, a microcontroller unit (MCU) and the proposed WiBoC baseband transceiver with a front-end circuit platform. The proposed baseband transceiver circuits are implemented digitally on field programmable gate array (FPGA Xc2V4000 and Xc2V6000) with 5 MHz operation frequency.
The ECG sensor amplified the sensing signals from human body, and then stored in the SRAM. The transmission link is built up with the WiBoC modulation and the front-end circuits. The channel effect and nonideal front-end such as CFO and SCO effects can be solved by the proposed baseband receiver. Finally, the ECG signal can be reconstructed after decoded.
A. Sensor and MCU
For the ECG monitoring system, three electrodeskin contacts (RA, LA and LL in U.S.A ECG monitor specification) are attached on human body skin to gather ECG signals. The sensor consists of a bio-potential amplifier (AD8221) and two-stage low-pass filter that reject the noise with 100dB common-mode rejection ratio (CMRR) and filters out the redundant high frequency signal. An analog to digital converter (ADC) with 596 Hz sampling rate and 8-bit resolution is used to sample ECG signals (4.768 kbps from sensor), which are stored in an integrated 10 Kbyte SRAM. Both the ADC and SRAM are provided by the MCU (MSP430) IC.
B. Front-end components
Several commercial products are used to construct a front-end evaluation platform. After two DACs (AD9765) with 8-bits resolution and 5 MHz sampling rate, the signals are modulated to the 1.3975 GHz RF carrier frequency by a modulator (AD8346) with a synthesizer (AD 4360-5). Finally, the signal is amplified and then transmitted wirelessly. In the front-end receiver, signals are amplified by a low-noise amplifier (LNA MBC13916). Then the signals are down converted to baseband by a demodulator (AD8347). At last, 2 ADCs (AD9235) are used to convert analog signals to digital codes for baseband processing. 
IV. BASEBAND CHIP IMPLEMENTATION
To achieve extreme low power consumption, the proposed baseband chip is partitioned into three independent power domains with different power controls. Fig. 4 (a) shows the detail chip block diagram with power domain notations. Voltage scaling and power gating schemes are applied in this chip to reduce the active power and sleep power waste respectively.
The power manager receives the command from the external controller to manage the operation states, and then outputs the ON/OFF information to the power management cells (PMC) and front-end circuit respectively for power gating.
A. Voltage scaling
The system dynamic and leakage power can both be reduced in active mode by applying voltage scaling. To apply the voltage scaling scheme in the standard cell based design procedure, the cell behavior and timing information under 0.5 V supply voltage are simulated and recalibrated. Then we picked out the cells, which can work normally under 0.5 V, and re-constructed another 0.5 V cell library. With the re-constructed 0.5 V cell library, the proposed baseband chip can be implemented by exploiting standard cell-based design procedure.
The modulator and demodulator are operated in 0.5 V domains to reduce the active power. The other controls and IO interface belong to always-on domain (AOD). Level shifters are added between the paths from 0.5 V domains to 1.0 V AOD for correct logic voltage level.
B. Power gating
Considering the short active duration property in WBAN transmission, the system stays in sleep mode for most of the time, reducing the leakage power becomes an important issue. Therefore, this chip also applies the power gating scheme (modulator and demodulator) to save leakage power in sleep mode. The ON/OFF behavior of the power-gated domain (PGD) is controlled by PMC. As shown in Fig. 4 (b) , the PMC includes the isolation cells and the distributed-coarse-grain power gating cells (DCG-PGC) [8] . When the sleep command is received, the isolation cells tie-high the signal outputs from PGD to avoid the interference of unknown signals. Moreover, the DCG-PGC gates the power supply to minimize the leakage current. When the state switches from sleep to active, the DCG-PGC turns on the supply voltage first, and then the isolation cells bypass the outputs from PGD to AOD for normal operation. Fig. 5 shows the system frame error rate (FER) performance considering the WBAN channel model and frequency error effects. With the baseband synchronization schemes, maximum 80 ppm frequency tolerance is achieved in this work. By applying the channel coding scheme, the required SNR for our target FER 1% can be reduced from 14.3 dB to 9.1 dB, implying 5.2 dB transmitted power can be reduced with in the same transmission distance. Fig. 6 (a) shows the "ON/OFF" control signal of the transmitter. We specify the MCU to transmit the ECG signal in SRAM every one second. With the proposed high data rate WiBoC transmission link, the active duration is only 1.763 ms, implying the active duty cycle of 0.1763%. Therefore, the transmission energy can be reduced according to the short active duty cycle. Fig. 6 (b) demonstrates the ECG signal wireless transmission link. The lower curve is the sensed ECG signal from the sensor directly, and the upper curve is the received ECG signal in the CPN. Within three meters transmission distance, the ECG signal can be realtime transmitted correctly with one second latency. Fig. 7 shows the layout of the test chip with core size of 2.85 mm 2 . The dynamic and leakage power of the proposed design after scaling the supply voltage to 0.5 V is 316.44 uW and 40.7 uW respectively, resulting in 65.26% reduction. By applying the proposed power gating, more than 99% leakage power can be gated during system's sleep mode. To evaluate the overall transmission power, the state-of-the-art data conversion designs and RF circuit designs [9] [10] [11] are used for the power estimation. The power consumption is estimated as 3.22 mW after the dynamic range and bandwidth scaling (2.57 mW and 645 uW from RF circuits and data conversion respectively). As a result, the overall system power is about 3.57 mW, and the corresponding transmission energy is 0.37 nJ/bit. Table 2 shows the design comparisons, which shows the proposed system achieves the least energy to deliver data information.
V. SIMULATION AND EXPERIMENTAL RESULT
VI. CONCLUSIONS
This paper presents an OFDM-based baseband transceiver for ubiquitous healthcare monitoring. The proposed WiBoC baseband design provides Mbps-level data rate to reduce transmission energy due to the short active duty cycle. The proposed baseband behavior is verified by a fully-integrated system prototype, and the chip is implemented with voltage scaling and power gating schemes. Therefore, an energy-efficient WBAN solution can be achieved. 
